美国专利US20010000822A1 Dynamic configuration of memory module using presence detect data

专利PDF首页>>美国专利

专利附录

专利说明

权利要求

类似技术

同族专利

引用文献

法律状态

优先权

专利摘要:
A memory module includes a plurality of memory chips on the module; first logic for configuring the memory module to operate in a selectable mode; second logic for storing initial presence detect (PD) data; and third logic for storing modified PD data that corresponds to a requested mode of operation of the memory module received from a system controller.
公开号:US20010000822A1
申请号:US09/750,521
申请日:2000-12-28
公开日:2001-05-03
发明作者:Timothy Dell；Mark Kellogg
申请人:Dell Timothy Jay；Kellogg Mark William；
IPC主号:G11C5-06

专利说明:
[0001] The invention relates generally to memory modules for computer systems. More particularly, the invention relates to techniques for system level negotiation of an operating mode of a memory module by dynamic control of the presence detect data. [0001] BACKGROUND OF THE INVENTION
[0002] Computer memory comes in two basic forms: Random Access Memory (hereinafter RAM) and Read-Only Memory (hereinafter ROM). RAM is generally used by a processor for reading and writing data. RAM memory is volatile typically, meaning that the data stored in the memory is lost when power is removed. ROM is generally used for storing data which will never change, such as the Basic Input/Output System (hereinafter BIOS). ROM memory is non-volatile typically, meaning that the data stored in the memory is not lost even if power is removed from the memory. [0002]
[0003] Generally, RAM makes up the bulk of the computer system's memory, excluding the computer system's hard-drive, if one exists. RAM typically comes in the form of dynamic RAM (hereinafter DRAM) which requires frequent recharging or refreshing to preserve its contents. Organizationally, data is typically arranged in bytes of 8 data bits. An optional 9th bit, a parity bit, acts as a check on the correctness of the values of the other eight bits. [0003]
[0004] As computer systems become more advanced, there is an ever increasing demand for DRAM memory capacity. Consequently, DRAM memory is available in module form, in which a plurality of memory chips are placed on a small circuit card, which card then plugs into a memory socket connected to the computer motherboard or memory carrier card. Examples of commercial memory modules are SIMMs (Single In-line Memory Modules) and DIMMs (Dual In-line Memory Modules). [0004]
[0005] In addition to an ever increasing demand for DRAM capacity, different computer systems may also require different memory operating modes. Present memories are designed with different modes and operational features such as fast page mode (FPM), extended data out (EDO), synchronous DRAM (SDRAM), double data rate SDRAM (DDR SDRAM), parity and non-parity, error correcting (ECC) and non error correcting, to name a few. Memories also are produced with a variety of performance characteristics such as access speeds, refresh times and so on. Further still, a wide variety of basic memory architectures are available with different device organizations, addressing requirements and logical banks. As a result, some memory modules may or may not have features that are compatible with a particular computer system. [0005]
[0006] In order to address some of the problems associated with the wide variety of memory chip performance, operational characteristics and compatibility with system requirements, memory modules are being provided with presence detect (PD) data. PD data is stored in a non-volatile memory such as an EEPROM on the memory module. A typical PD data structure includes 256 eight bit bytes of information. Bytes [0006] 0 through 127 are generally locked by the manufacturer, while bytes 128 through 255 are available for system use. Bytes 0-35 are intended to provide an in-depth summary of the memory module architecture, allowable functions and important timing information. PD data can be read in parallel or series form, but serial PD (SPD) is already commonly in use. SPD data is serially accessed by the system memory controller during boot up across a standard serial bus such as an I²C™ bus (referred to hereinafter as an I2C controller). The system controller then determines whether the memory module is compatible with the system requirements and if it is will complete a normal boot. If the module is not compatible an error message may be issued or other action taken.
[0007] It is desired, therefore, to provide a memory module that is more flexible in terms of its compatibility with different computer systems, and particularly that permits the computer system dynamically to negotiate available memory module functions and modes. [0007] SUMMARY OF THE INVENTION
[0008] The present invention contemplates, in one embodiment, a memory module comprising: a plurality of memory chips on the module; first logic for configuring the memory module to operate in a selectable mode; second logic for storing initial presence detect (PD) data; and third logic for storing modified PD data that corresponds to a requested mode of operation of the memory module received from a system controller. [0008]
[0009] The invention also contemplates the methods embodied in the use of such a memory module, and in another embodiment, a method for system control of an intelligent memory module, including the steps of: [0009]
[0010] a) reading presence detect (PD) data from a non-volatile memory on the module; [0010]
[0011] b) writing modified PD data to a volatile memory based on requested operating mode; and [0011]
[0012] c) controlling transfer of PD data between the memory module and the system controller based on which memory stores the up-to-date PD data. [0012]
[0013] These and other aspects and advantages of the present invention will be readily understood and appreciated by those skilled in the art from the following detailed description of the preferred embodiments with the best mode contemplated for practicing the invention in view of the accompanying drawings. [0013] BRIEF DESCRIPTION OF THE DRAWINGS
[0014] FIG. 1 is a functional block diagram of a memory module for a computer system in accordance with the present invention; [0014]
[0015] FIG. 2 is a flow chart for a negotiation process at the system level with a memory module using READ/WRITE PD data functions; [0015]
[0016] FIGS. 3A and 3B are flow charts illustrating another aspect of the invention pertaining to a multiple step negotiation process. [0016] DETAILED DESCRIPTION OF THE INVENTION
[0017] With reference to FIG. 1, an embodiment of the invention is illustrated in the environment of a computer system [0017] 10. The computer system 10 can be any computer system that utilizes a memory module having presence detect (PD) data and programmable or selectable memory module functions and modes. Personal computer systems, such as an IBM APTIVA or IBM PC-300™, could be used for the computer system 10, to name just two of many examples. The computer system includes a CPU/system controller 12, and a memory controller 14. In this embodiment, the computer system 10 further includes a memory module 20, as will be further described hereinafter. The memory controller 14 provides address, data and bus control signals for interfacing the CPU 12 and the memory module 20. The memory controller 14 includes logic for addressing, receiving, writing and refreshing data in the plurality of memory chips 22 on the module 20. As will be apparent from the following exemplary embodiments, however, the memory module 20 may also include logic that interfaces with or otherwise controls various functions relating to addressing and data flow with the memory chips 22.
[0018] In accordance with one aspect of the invention, the memory module [0018] 20 is of the type that can be generally categorized as an “intelligent” module, in that the module 20 can operate in a plurality of selectable or programmable modes. The programmable feature of the module 20 is significantly advanced beyond the conventional mode selection criteria available by use of the Mode Register function of conventional memory chips such as synchronous DRAMs (SDRAMs). The memory module 20 can include memory chips such as, for example, SDRAMs with standard Mode Register functions such as, for example, burst type, burst length and CAS Latency. Such chips are used today on memory modules such as, for example, Dual Inline Memory Modules or DIMMs. Other module architectures such as SIMMS could also be used. However, these mode register functions alone do not provide the level of flexibility needed to allow system level control to optimally interface with a number of different memory chip 22 designs and memory module 20 capabilities.
[0019] In accordance with one aspect of the invention, the memory module [0019] 20 includes a logic circuit 24. In the embodiment, the logic circuit 24 is realized in the form of an application specific integrated circuit (ASIC). A suitable device for the ASIC 24 is a gate array ASIC such as TOSHIBA ASIC TC160G. Suitable SDRAM devices 22 are IBM 0316409CT3 available from IBM.
[0020] The ASIC [0020] 24 includes or communicates with a volatile memory 26. The volatile memory is used to store modified SPD data fields, as will be further explained herein.
[0021] The ASIC [0021] 24 further includes a Look-up cable 28 or comparable data set function that scores information about the programmable features of the memory module 20. The use of a logic circuit 24 provides the capability to include a number of system level programmable or selectable features or operating modes. For example, the ASIC 24 can be configured to allow the module 20 to operate in several addressing modes in one embodiment, the ASIC 24 effects an address re-mapping operation. This allows the system controller 12, for example, to select or request an addressing option that is compatible with a mode available on the memory module 20. For example, SDRAM memories can include a number of banks of memory arrays. An ASIC can be configured to allow the use of a 4 bank SDRAM in a system that supports only 2 bank SDRAMs, by effecting an address re-mapping unction. This example of a programmable or selectable feature for the 7 memory module 20 is more fully described in co-pending U.S. patent application Ser. No. 09/067549 entitled “ADDRESS RE-MAPPING FOR MEMORY MODULE USING PRESENCE DETECT DATA” (Docket BU9-97-137) files on even date herewith, the entire disclosure of which is fully incorporated herein by reference and which is owned in common by the assignee of the present invention.
[0022] Other examples of selectable or programmable modes and functions that can be negotiated and effected using the present invention include, for example, changing from an unbuffered to a buffered or registered mode, and engaging or bypassing FET switches to allow a DIMM to be connected or disconnected electrically from a bus. [0022]
[0023] In order for the system controller [0023] 12 to be able to take advantage of programmable modes in the memory module 20, the system controller 12 must be able to communicate with the module 20 to effect a mode request. In accordance with a significant aspect of the present invention, a technique is provided that allows the system controller 12 to negotiate an operating mode with the memory module 20. In the described embodiment, this negotiation is effected by the use of the presence detect function of the memory module 20.
[0024] Memory modules that use SDRAMs typically include a presence detect (PD) function. A non-volatile memory such as an EEPROM is included on the DIMM and stores a PD data field. A typical PD data field includes 256 bytes of information which are further categorized into a number of segments as follows: [0024] BYTE NOS. DATA 0-35 Module functional and performance information 36-61 Superset data 62 SPD Revision 63 Checksum for bytes 0-62 64-127 Manufacturer's information 128-255 Reserved for system use
[0025] The PD data in bytes [0025] 0-35 can be used by a system controller to verify compatibility of the memory module 20 and the system requirements. The PD data can be read in serial or parallel format. Although serial PD data (SPD) is used in the exemplary embodiments herein, those skilled in the art will appreciate that the invention can be used with parallel PD data.
[0026] The information contained in bytes [0026] 0-127 is generally locked by the manufacturer after completion of the module build and test. This ensures that the data is not corrupted or overwritten at a later time.
[0027] In the embodiment of FIG. 1, the system controller [0027] 12 accesses SPD data stored in a non-volatile memory 30. The non-volatile memory 30 may be a separate memory device such as an EEPROM, or may be a memory array that is part of the ASIC logic device 24. A suitable EEPROM with an integrated I2C bus controller (shown separately in the drawing for clarity) is a FAIRCHILD part no. NM24CO3L. The system controller 12 reads the SPD data stored in the non-volatile memory 30 (via a bus 30 b) by accessing the memory 30 through a standard I2C bus controller 32 on the memory module 20 and the system memory controller 14 which includes a corresponding I2C controller 14 a. The I2C bus 34 is an industry standard serial bus, and the I2C bus controller 32 can be, for example, a PHILLIPS part no. PCF8584 controller. The system I2C controller 14 a may be located on the system mother board or integrated into the memory controller logic 14 as in FIG. 1. The system controller 12 accesses the memory controller 14 across a standard bus 44.
[0028] The memory controller [0028] 14 communicates with the module 20 via a DATA/ADDRESS AND CONTROL bus 40. This bus 40 can interface directly with the ASIC circuit 24 as illustrated, or can interface directly with the memory chips 22, as indicated by the phantom bus 42. Data flow typically is accomplished directly between the memory controller 14 and the memory chips 22, however, in some applications the ASIC may be used to modify addresses (e.g. as is done in the above incorporated pending application for address re-mapping), or also for data formatting features such as parity, error correction and so on to name a few examples. The present invention thus is not limited in terms of how data and control signals are exchanged between the system and the module 20, but rather more generally to how the system can negotiate an operating mode of the module. Thus, although double ended arrows are used to represent data and control flow between the ASIC 24 and the memory chips 22, this is intended to be exemplary in nature. Those skilled in the art will appreciate that the particular architecture used will depend on the actual programmable features incorporated into the memory module 20. In some applications, for example, the ASIC 24 will send address and control signals to the memory chips 22, but the data will flow directly to the memory controller 14. The module I2C bus controller function can be and often is integrated with the non-volatile memory 30 and/or the ASIC device 24. In another example, the data, address and control signals will flow directly between the memory controller 14 and the memory chips 22, but the ASIC will provide other features or controls. Thus, the exact flow of signals will depend on each particular implementation, and the exemplary embodiment of FIG. 1 should not be construed in a limiting sense.
[0029] The ASIC [0029] 24 also has access to data in the non-volatile memory 30, via a bus 30 a. This is provided so that the ASIC 24 can, in some applications, be used to re-write the original PD data in the non-volatile memory 30. Furthermore, in the case where the ASIC device 24 directs PD data to be read from the volatile memory 26, the appropriate control signal, such as the I2C clock, is simply withheld from the non-volatile memory 30 by the ASIC 24.
[0030] It is further noted that the various circuits indicated as discrete functional blocks, such as blocks [0030] 26, 28, 30 and 32 may be part of the overall ASIC device 24, as represented by the dashed box 24 a around those components.
[0031] The system controller [0031] 12 initially obtains the SPD data from the non-volatile memory 30 during boot-up after the computer 10 is powered up. A power on reset (POR) operation occurs which resets the module 20 logic to ensure that the preset module operation mode is initiated using the initial or original SPD data stored in the non-volatile memory 30.
[0032] It is another aspect of the invention that the system [0032] 12 can originate a negotiation of memory module 20 functions or modes “on the fly”, not just during a power on sequence. Although the embodiment described herein is explained in the context of a power on or boot up sequence, this is merely for convenience of explanation, and those skilled in the art will appreciate that the techniques and apparatus described herein allow the system 12 to negotiate a module 20 mode at any time by initiating a new SPD read/write operation.
[0033] In order to effect a negotiation between the system [0033] 12 and the memory module 20, it is preferred but not required that the system controller 12 be able to ascertain whether the module 20 includes programmable features. It is contemplated that one of the PD data bytes, such as byte 61 in the address range for “Superset” will be designated to indicate that the memory module 20 has one or more programmable features (such as, for example, address re-mapping). One reason that it may not be required to include programmable information in a PD data byte is that the system 12 can be designed to request a mode change if needed and the logic device 24 could simply accept or reject the request based on the features available on the module 20. The use of a byte such as byte 61 to indicate programmable features could speed up the negotiation process, particularly where the module 20 does not have programmable features.
[0034] Based on the initial PD data from the non-volatile memory [0034] 30, the system controller 12 can compare the module 20 performance and operational features with the system requirements. This comparison can be effected by the system BIOS as is known. If the module 20 is compatible with the system 12 requirements, normal boot up and operation follows. If, however, the module 20 has module or device functions that are inconsistent with the system level requirements, and if the PD data indicates that the module 20 has one or more programmable features, then a negotiation process can be executed by the system 12. Again, the latter requirement of an affirmative indication in the PD data of programmable features is not required in order to carry out the present invention but is a preferred embodiment.
[0035] A negotiation process between the system controller [0035] 12 and the module 20 can be implemented as follows. Based on the system requirements, the system controller 12 writes or transfers modified or requested PD data to the module 20. The modified PD data corresponds with a requested operating mode or function and can be transferred by a complete PD data field write of all 255 bytes, or alternatively the system controller 12 could write data for only the PD data entries that the system controller 12 desires to change. In either case, the modified PD data is generally transmitted to the logic device 24 by the memory controller 14 and the I2C controller 32. The ASIC logic device 24 stores the modified PD data in the volatile memory 26. A volatile memory 26 can be used to store the new PD data because when power is removed it will be preferred to effect a start up sequence with the “original” or initial PD data in the EEPPROM 30. Thus, it is further contemplated that for a system level negotiation, modified or requested PD data will not be written to the EEPROM 30 because it is desirable not to lose the original PD data therein. But, alternative techniques for preserving the original PD data while using the non-volatile memory 30 for the modified PD data, and then re-writing the original PD data back to the memory 30 could be implemented if needed, although such a process may not be feasible in some applications.
[0036] After receiving the modified or requested PD data from the system controller [0036] 12, the ASIC logic device 24 can compare the new PD data and its corresponding modes or functions, with permitted modes or functions that are supported by the ASIC device 24. The permitted functions can be obtained, for example, from the look-up table 28. This process does not require a “translation” per se of PD data to corresponding functions. For example, the ASIC device 24 can be provided with a look up table 28 or other suitable stored data format that indicates PD data values that it can support. The look-up table 28 may also store data that indicates various operational parameters of the memory chips, which data can be used to analyze additional compatibility features that might otherwise not be available from the conventional PD data and mode register functions.
[0037] In the case where the modified PD data corresponds to functions supported on the module [0037] 20, the modified or new PD data is saved in the volatile memory 26 and normal start-up and operation continues under the new mode or function. Thereafter, the ASIC logic device controls the transfer of PD data either from the non-volatile memory 30 or the volatile memory 26 depending on which memory holds the most up-to-date PD data for each PD data byte. The volatile memory 26 can be designed to store all the PD data field entries, in which case PD data transfer can occur from the volatile memory 26 alone. Alternatively, the volatile memory 26 can be used to store only the new up-to-date PD data entries, in which case the ASIC device 24 will use both the non-volatile memory 30 and the volatile memory 26 to transfer PD data to the system controller 12. In the latter case, it is contemplated that the ASIC device 24 will set a “flag” bit for each SPD address that is rewritten by the system 12. This bit can then be used to direct any future “SPD READ” operations to use the PD data contained in the volatile memory 26 for those addresses.
[0038] The system controller [0038] 12 may elect to verify that the new mode or function has been entered. In this case, the system performs a READ of the PD data to verify compatible functions are in use. In general, the system controller 12 would then initiate a power on self test (POST) to ensure the memory module 20 is fully functional.
[0039] In the event that the module [0039] 20 is not programmable or does not have requested programmable functions supported by the ASIC logic device 24, the system controller 12 will continue the boot up process with appropriate diagnostics or other initialization processes as normally occurs when incompatible memory devices are detected during power up.
[0040] With reference to FIG. 2, a suitable control process in accordance with the invention is provided. At step [0040] 200 a POR sequence is performed to initialize the memory module 20. At step 202 the system controller 12 accesses the initial PD data stored in the non-volatile memory 30. In the described embodiment, step 202 is a serial PD READ operation via the I2C bus 34 and I2C controller 32.
[0041] At step [0041] 204 the system controller 12 determines whether the initial operating modes and functions of the memory module 20 are compatible with system level requirements. If YES, normal operation continues at step 206. If NO, the system controller 12 at step 208 writes modified or new PD data to the memory module 20, which new PD data is stored in the volatile memory 26. Shown in dashed lines on FIG. 2 is a related step 208 a for systems wherein a PD data entry is used as a flag or marker to indicate to the system controller 12 whether the module 20 supports programmable functions or modes. If NO, the system enters its normal diagnostic and configuration functions at step 210 under control of the BIOS.
[0042] At step [0042] 212 the ASIC logic device 24 determines whether the requested function, as indicated by the modified PD data, is supported on the memory module 20. If YES, the up-to-date PD data is stored (step 214) and provided during subsequent READ operations (step 216) during normal operation (step 206). If the requested function is not supported by the memory module 20 as determined at step 212, the system enters the normal diagnostic/configuration functions at step 210, as is the case from step 208 a if the module 20 is not programmable. Note that at step 214 the requested mode change is also effected. It is at this point, for example, that the system may perform a self-test to verify that the requested change has been implemented.
[0043] Those skilled in the art will appreciate that the exemplary embodiment of FIG. 2 illustrates a negotiation process involving a single request step by the system controller [0043] 12. In accordance with another aspect of the invention, the negotiation process can include a number of exchanges between the system 12 and the ASIC 24 in an attempt to find a compatible set of operating parameters. This aspect of the invention assumes that the memory module includes programmable features.
[0044] FIGS. 3A and 3B illustrate this aspect of the invention. FIG. 3A shows a suitable process flow for the system [0044] 12 and FIG. 3B shows a suitable process flow for the memory module 20, in particular the ASIC control 24. Note that the functions identified in FIG. 2 can also be incorporated as required for the alternative embodiment, with FIGS. 3A and 3B illustrating additional and/or alternative steps for carrying out a multiple step negotiation process.
[0045] In essence, the system controller [0045] 12 makes a number of attempts to find a compatible configuration within the programmable features of the DIMM. This is effected in the FIGS. 3A and 3B embodiment as follows. On the system 12 end (FIG. 3A), at step 300 the system 12 reads the serial presence detect data from the DIMM, through the bus controller 14 a and the SPD READ/WRITE bus 34. If at step 302 the SPD data indicates that the memory module 20 is compatible with system requirements, then at step 304 normal boot proceeds. If the result at step 302 is negative, then the system 12, at step 306, updates its memory function requirements list and if no further options are available the system 12 will de-allocate and proceed to a diagnostic routine or operate under the final negotiated parameters if permitted. If at step 306 there are additional options, then the system writes at step 308 the next choice of SPD data to the memory module 20, in a manner, for example, as previously described herein before. After step 308 the system returns to step 300 to verify whether the latest requested SPD data has been successfully accepted by the DIMM.
[0046] On the DIMM side, as in FIG. 3B for example, one aspect of this embodiment is that not only does the ASIC [0046] 24 analyze the requested SPD data from the system 12 as written to and stored in the volatile memory 26, but if the requested data is not available the ASIC 24 can modify the data in the memory 26 based on its next available option as identified from its look-up table 28. The system 12 then reads this latest information (at step 300 in FIG. 3A) to determine if it is compatible. Thus, the negotiation process is dynamically implemented by the ASIC 24 and the system controller 12. The process flows of FIGS. 3A and 3B thus operate together, although they are illustrated for convenience as separate flow diagrams.
[0047] In FIG. 3B then, at step [0047] 400, the ASIC 24 sets the normal DIMM operating mode and permits an SPD read operation by the system 12. The ASIC 24 then waits for an SPD write operation at step 402 as will be effected by the system 12 from the process of FIG. 3A if the DIMM normal mode is not compatible with the system 12 requirements. If the DIMM can support the SPD request from the system 12, then at step 404 the program advances to step 406 and the memory module 20 operates under the new SPD parameters. If the result at step 404 is negative, then at step 408 the ASIC 24 writes modified SPD data to the volatile memory 26 and then at step 406 waits for the next SPD read by the system 12.
[0048] Thus the process of FIGS. 3A and 3B can continue until either a compatible set of parameters is negotiated, or until the system [0048] 12 and/or the DIMM 20 options (as stored in their respective look-up tables) are exhausted.
[0049] As an example of a multiple step negotiation process, a DIMM may have hard programmed operating functions such as a 100 megahertz clock, CL=3 and Tac=5 nanoseconds (“100 M/3/5”). The DIMM SPD support list (such as can be stored as part of the look-up table [0049] 28 for example) may indicate that the DIMM can accept different modes such as 125 M/4/6 (i.e. 125 megahertz clock, CL=4 and Tac=6), 125 M/3/6, 100 M/4/7, 100 M/3/7, 83 M/2/8, 66 M/1/7 and so forth. On the other hand, the system 12 requirements list may include 100 M/2/4.5, 100 M/3/6.5, 83 M/2/9, 66 M/1/12 and so on. Thus the DIMM and system can exercise a multiple step negotiation process by which the ASIC and system scan their respective support lists and write modified PD data in an effort to find a compatible match.
[0050] The invention thus provides techniques for system level negotiation with a programmable memory module by using PD READ/WRITE functions. [0050]
[0051] While the invention has been shown and described with respect to specific embodiments thereof, this is for the purpose of illustration rather than limitation, and other variations and modifications of the specific embodiments herein shown and described will be apparent to those skilled in the art within the intended spirit and scope of the invention as set forth in the appended claims. [0051]

权利要求:
Claims (21)
[1" id="US-20010000822-A1-CLM-00001] 1. A memory module comprising: a plurality of memory chips on the module; first logic for configuring the memory module to operate in a selectable mode; second logic for storing initial presence detect (PD) data; and third logic for storing modified PD data that corresponds to a requested mode of operation of the memory module received from a system controller.
[2" id="US-20010000822-A1-CLM-00002] 2. The apparatus of
claim 1 wherein said second logic comprises a non-volatile memory and said third logic comprises a volatile memory; and further wherein a system controller operates to read the initial PD data and to write modified PD data to said volatile memory; said modified PD data corresponding to a requested operating mode of the module by the system controller; said first logic operating to accept said modified PD data when the requested mode is available in the module.
[3" id="US-20010000822-A1-CLM-00003] 3. The apparatus of
claim 2 wherein said first logic operates to control PD data transfer to the system controller from said volatile and non-volatile memories based on which memory stores up-to-date PD data.
[4" id="US-20010000822-A1-CLM-00004] 4. The apparatus of
claim 1 wherein said PD data is accessed with a serial bus controller that interfaces with the system controller.
[5" id="US-20010000822-A1-CLM-00005] 5. The apparatus of
claim 1 wherein said second logic comprises an EEPROM that stores original serial PD data.
[6" id="US-20010000822-A1-CLM-00006] 6. The apparatus of
claim 1 wherein said first logic comprises an ASIC logic device and includes a non-volatile memory that stores original serial PD data.
[7" id="US-20010000822-A1-CLM-00007] 7. The apparatus of
claim 1 comprising an I2C bus controller and an I2C bus; said system controller reading serial PD data from a non-volatile memory after memory power up, and determining compatibility of memory module functions with system requirements.
[8" id="US-20010000822-A1-CLM-00008] 8. The apparatus of
claim 2 wherein said system controller writes modified PD data to said volatile memory that corresponds to a desired operating mode of the memory module based on system requirements.
[9" id="US-20010000822-A1-CLM-00009] 9. The apparatus of
claim 8 wherein said first logic operates to accept said modified PD data when the corresponding requested mode is available in the module and writes modified SPD data when the requested mode is not available, said first logic and a system controller operating to effect a dynamic negotiation of a compatible operating mode.
[10" id="US-20010000822-A1-CLM-00010] 10. The apparatus of
claim 2 wherein said first logic operates to control PD data transfer to the system controller from said volatile memory and said non-volatile memory based on which memory stores up-to-date PD data, said logic circuit setting a flag bit for each modified PD data entry so that PD data that has been modified is read by the system controller from said volatile memory.
[11" id="US-20010000822-A1-CLM-00011] 11. The apparatus of
claim 1 comprising a serial bus and serial bus controller for interfacing a system controller with the module so that the system controller can read and write serial PD data of the module to negotiate an operating mode for the module.
[12" id="US-20010000822-A1-CLM-00012] 12. A computer system comprising: a system controller and a memory module; the memory module comprising a plurality of memory chips on the module, and a memory module logic circuit for configuring the memory module to operate in a selectable mode; said system controller negotiating an operating mode of the memory module by reading and writing presence detect (PD) data of the memory module.
[13" id="US-20010000822-A1-CLM-00013] 13. The computer of
claim 12 comprising a serial bus controller for interfacing the module with the system controller; and wherein said system controller operates to read and write serial PD data of the memory module.
[14" id="US-20010000822-A1-CLM-00014] 14. The computer of
claim 12 wherein said memory module comprises a volatile memory that stores modified PD data written by said system controller that corresponds to a requested operating mode, and a non-volatile memory that stores initial PD data.
[15" id="US-20010000822-A1-CLM-00015] 15. The apparatus of
claim 14 wherein said memory module comprises a logic circuit that accepts said modified PD data when the requested mode is available in the module, and controls the transfer of PD data from said volatile and non-volatile memories based on which memory stores up-to-date data with respect to each PD data entry.
[16" id="US-20010000822-A1-CLM-00016] 16. A method for system control of an intelligent memory module, comprising:
a) reading presence detect (PD) data from a non-volatile memory on the module;
b) writing modified PD data to a volatile memory based on requested operating mode; and
c) controlling transfer of PD data between the memory module and the system controller based on which memory stores the up-to-date PD data.
[17" id="US-20010000822-A1-CLM-00017] 17. The method of
claim 16 wherein a logic circuit on the module determines whether a requested mode is available on the module, and uses the modified PD data in the volatile memory to maintain up-to-date PD data entries.
[18" id="US-20010000822-A1-CLM-00018] 18. The method of
claim 17 wherein the logic circuit sets a flag for each PD data entry that is modified in response to a request for a programmable mode from the system controller.
[19" id="US-20010000822-A1-CLM-00019] 19. The apparatus of
claim 12 wherein said selectable mode comprises an address re-mapping function.
[20" id="US-20010000822-A1-CLM-00020] 20. The method of
claim 16 wherein said requested operating mode comprises an address re-mapping function.
[21" id="US-20010000822-A1-CLM-00021] 21. The method of
claim 16 comprising a multiple step negotiation between the system controller and the memory module by using both circuits to write modified PD data to the volatile memory until a compatible mode is found or until support lists are exhausted.

类似技术:

公开号 | 公开日 | 专利标题

US6381685B2|2002-04-30|Dynamic configuration of memory module using presence detect data

US6209074B1|2001-03-27|Address re-mapping for memory module using presence detect data

US6446184B2|2002-09-03|Address re-mapping for memory module using presence detect data

US20180240520A1|2018-08-23|Hybrid volatile and non-volatile memory device

US6092146A|2000-07-18|Dynamically configurable memory adapter using electronic presence detects

US7057911B2|2006-06-06|Memory structure, a system, and an electronic device, as well as a method in connection with a memory circuit

EP1036362B1|2006-11-15|Memory system including a memory module having a memory module controller

US7752380B2|2010-07-06|SDRAM memory device with an embedded NAND flash controller

US7197675B2|2007-03-27|Method and apparatus for determining the write delay time of a memory utilizing the north bridge chipset as in charge of the works for checking the write delay time of the memory

US6298426B1|2001-10-02|Controller configurable for use with multiple memory organizations

US6968419B1|2005-11-22|Memory module having a memory module controller controlling memory transactions for a plurality of memory devices

EP1581877B1|2007-09-05|Memory subsystem including memory modules having multiple banks

EP0549139A1|1993-06-30|Programmable memory timing

US20050044302A1|2005-02-24|Non-standard dual in-line memory modules with more than two ranks of memory per module and multiple serial-presence-detect devices to simulate multiple modules

US7007130B1|2006-02-28|Memory system including a memory module having a memory module controller interfacing between a system memory controller and memory devices of the memory module

US20110208900A1|2011-08-25|Methods and systems utilizing nonvolatile memory in a computer system main memory

JPH0845265A|1996-02-16|Interface and method for memory device

US8159886B2|2012-04-17|Memory device, control method for the same, control program for the same, memory card, circuit board and electronic equipment

US6587896B1|2003-07-01|Impedance matching device for high speed memory bus

US20090034342A1|2009-02-05|Memory device, control method for the same, control program for the same, memory card, circuit board and electronic equipment

US10866746B2|2020-12-15|Memory addressing methods and associated controller, memory device and host

KR100526547B1|2005-11-03|Method for managing nand flash memory in terminal including dual dhip

US7213142B2|2007-05-01|System and method to initialize registers with an EEPROM stored boot sequence

KR100321840B1|2002-02-02|Address re-mapping for memory module using presence detect data

JPH08249270A|1996-09-27|Electronic device for computer

同族专利:

公开号 | 公开日

US6381685B2|2002-04-30|

US6173382B1|2001-01-09|

引用文献:

公开号 | 申请日 | 公开日 | 申请人 | 专利标题

US6647456B1|2001-02-23|2003-11-11|Nvidia Corporation|High bandwidth-low latency memory controller|

US20050138302A1|2003-12-23|2005-06-23|Intel Corporation |Method and apparatus for logic analyzer observability of buffered memory module links|

US20050177662A1|2002-04-04|2005-08-11|Hauke Michael T.|Modular broadcast television products|

US20060023482A1|2004-07-30|2006-02-02|International Business Machines Corporation|276-Pin buffered memory module with enhanced fault tolerance|

US20060095620A1|2004-10-29|2006-05-04|International Business Machines Corporation|System, method and storage medium for merging bus data in a memory subsystem|

US20060206764A1|2005-03-11|2006-09-14|Inventec Corporation|Memory reliability detection system and method|

US20070058410A1|2005-09-02|2007-03-15|Rajan Suresh N|Methods and apparatus of stacking DRAMs|

US20070067520A1|2005-09-20|2007-03-22|Srinivas Maddali|Hardware-assisted device configuration detection|

US20070101086A1|2005-10-31|2007-05-03|International Business Machines Corporation|System, method and storage medium for deriving clocks in a memory system|

US20070160053A1|2005-11-28|2007-07-12|Coteus Paul W|Method and system for providing indeterminate read data latency in a memory system|

US20070276977A1|2006-05-24|2007-11-29|International Business Machines Corporation|Systems and methods for providing memory modules with multiple hub devices|

US20080034148A1|2006-08-01|2008-02-07|International Business Machines Corporation|Systems and methods for providing performance monitoring in a memory system|

US7331010B2|2004-10-29|2008-02-12|International Business Machines Corporation|System, method and storage medium for providing fault detection and correction in a memory subsystem|

US20080040563A1|2006-08-10|2008-02-14|International Business Machines Corporation|Systems and methods for memory module power management|

US20080098277A1|2006-10-23|2008-04-24|International Business Machines Corporation|High density high reliability memory module with power gating and a fault tolerant address and command bus|

US20080115137A1|2006-08-02|2008-05-15|International Business Machines Corporation|Systems and methods for providing collision detection in a memory system|

US20080162991A1|2007-01-02|2008-07-03|International Business Machines Corporation|Systems and methods for improving serviceability of a memory system|

US20080183977A1|2007-01-29|2008-07-31|International Business Machines Corporation|Systems and methods for providing a dynamic memory bank page policy|

US20080183903A1|2007-01-29|2008-07-31|International Business Machines Corporation|Systems and methods for providing dynamic memory pre-fetch|

US20090096466A1|2007-10-10|2009-04-16|Triasx Pty. Ltd.|Passive Intermodulation Test Apparatus|

US20090125253A1|2007-11-08|2009-05-14|Triasx Pty Ltd.|Passive intermodulation test apparatus|

US7730338B2|2006-07-31|2010-06-01|Google Inc.|Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits|

US7761724B2|2006-07-31|2010-07-20|Google Inc.|Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit|

JP2010531499A|2007-06-28|2010-09-24|インターナショナル・ビジネス・マシーンズ・コーポレーション|Memory controller, method and memory system for detecting and correcting errors in a memory system|

US8006062B1|2007-05-10|2011-08-23|Nvidia Corporation|Apparatus, system, and method for extended serial presence detect for memory performance optimization|

US8019589B2|2006-07-31|2011-09-13|Google Inc.|Memory apparatus operable to perform a power-saving operation|

US20110225344A1|2004-09-02|2011-09-15|Thomson Licensing S.A.|Method for Dynamic Configuration of an Electronic System with Variable Input and Output Signals|

US20110231527A1|2008-12-26|2011-09-22|Gregory Herlein|Method and apparatus for configurating devices|

US8055833B2|2006-10-05|2011-11-08|Google Inc.|System and method for increasing capacity, performance, and flexibility of flash storage|

US8060774B2|2005-06-24|2011-11-15|Google Inc.|Memory systems and memory modules|

US20110289258A1|2009-02-12|2011-11-24|Rambus Inc.|Memory interface with reduced read-write turnaround delay|

US8077535B2|2006-07-31|2011-12-13|Google Inc.|Memory refresh apparatus and method|

US8081474B1|2007-12-18|2011-12-20|Google Inc.|Embossed heat spreader|

US8080874B1|2007-09-14|2011-12-20|Google Inc.|Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween|

US8090897B2|2006-07-31|2012-01-03|Google Inc.|System and method for simulating an aspect of a memory circuit|

US8089795B2|2006-02-09|2012-01-03|Google Inc.|Memory module with memory stack and interface with enhanced capabilities|

US8111566B1|2007-11-16|2012-02-07|Google, Inc.|Optimal channel design for memory devices for providing a high-speed memory interface|

US8130560B1|2006-11-13|2012-03-06|Google Inc.|Multi-rank partial width memory modules|

US8154935B2|2006-07-31|2012-04-10|Google Inc.|Delaying a signal communicated from a system to at least one of a plurality of memory circuits|

US8169233B2|2009-06-09|2012-05-01|Google Inc.|Programming of DIMM termination resistance values|

US8209479B2|2007-07-18|2012-06-26|Google Inc.|Memory circuit system and method|

US8244971B2|2006-07-31|2012-08-14|Google Inc.|Memory circuit system and method|

US8280714B2|2006-07-31|2012-10-02|Google Inc.|Memory circuit simulation system and method with refresh capabilities|

US8327104B2|2006-07-31|2012-12-04|Google Inc.|Adjusting the timing of signals associated with a memory system|

US8335894B1|2008-07-25|2012-12-18|Google Inc.|Configurable memory system with interface circuit|

US8386722B1|2008-06-23|2013-02-26|Google Inc.|Stacked DIMM memory interface|

US8397013B1|2006-10-05|2013-03-12|Google Inc.|Hybrid memory module|

US8438328B2|2008-02-21|2013-05-07|Google Inc.|Emulation of abstracted DIMMs using abstracted DRAMs|

US8566516B2|2006-07-31|2013-10-22|Google Inc.|Refresh management of memory modules|

US8796830B1|2006-09-01|2014-08-05|Google Inc.|Stackable low-profile lead frame package|

US8972673B2|2006-07-31|2015-03-03|Google Inc.|Power management of memory circuits by virtual memory simulation|

US9171585B2|2005-06-24|2015-10-27|Google Inc.|Configurable memory circuit system and method|

US20160147623A1|2014-11-20|2016-05-26|Samsung Electronics Co., Ltd.|Rank and page remapping logic in a volatile memory|

US9507739B2|2005-06-24|2016-11-29|Google Inc.|Configurable memory circuit system and method|

US20160370357A1|2015-06-16|2016-12-22|Agilent Technologies, Inc.|Compositions and methods for analytical sample preparation|

US9542352B2|2006-02-09|2017-01-10|Google Inc.|System and method for reducing command scheduling constraints of memory circuits|

US20170052577A1|2015-08-17|2017-02-23|SK Hynix Inc.|Memory system and operation method thereof|

US9632929B2|2006-02-09|2017-04-25|Google Inc.|Translating an address associated with a command communicated between a system and memory circuits|

US10013371B2|2005-06-24|2018-07-03|Google Llc|Configurable memory circuit system and method|JPH0715665B2|1991-06-10|1995-02-22|インターナショナル・ビジネス・マシーンズ・コーポレイション|Personal computer|

US5390308A|1992-04-15|1995-02-14|Rambus, Inc.|Method and apparatus for address mapping of dynamic random access memory|

US5412788A|1992-04-16|1995-05-02|Digital Equipment Corporation|Memory bank management and arbitration in multiprocessor computer system|

US5379304A|1994-01-28|1995-01-03|International Business Machines Corporation|Method and structure for providing error correction code and parity for each byte on SIMM's|

US5450422A|1994-01-28|1995-09-12|International Business Machines Corporation|Method and structure for providing error correction code for each byte on SIMM'S|

US5745914A|1996-02-09|1998-04-28|International Business Machines Corporation|Technique for converting system signals from one address configuration to a different address configuration|

US5715207A|1996-03-28|1998-02-03|International Business Machines Corporation|Memory presence and type detection using multiplexed memory line function|

US5860134A|1996-03-28|1999-01-12|International Business Machines Corporation|Memory system with memory presence and type detection using multiplexed memory line function|

US5897663A|1996-12-24|1999-04-27|Compaq Computer Corporation|Host I2 C controller for selectively executing current address reads to I2 C EEPROMs|

US5937423A|1996-12-26|1999-08-10|Intel Corporation|Register interface for flash EEPROM memory arrays|US6446184B2|1998-04-28|2002-09-03|International Business Machines Corporation|Address re-mapping for memory module using presence detect data|

AU766657B2|1998-05-23|2003-10-23|Aristocrat Technologies Australia Pty Limited|Secured inter-processor and virtual device communications system|

US6625692B1|1999-04-14|2003-09-23|Micron Technology, Inc.|Integrated semiconductor memory chip with presence detect data capability|

US6415374B1|2000-03-16|2002-07-02|Mosel Vitelic, Inc.|System and method for supporting sequential burst counts in double data ratesynchronous dynamic random access memories |

TW526417B|2000-08-03|2003-04-01|Asustek Comp Inc|Control circuit for providing applications of unbuffered dual in-line memory moduleson system supporting only registered DIMM chipset|

JP2004538540A|2001-01-17|2004-12-24|ハネウェル・インターナショナル・インコーポレーテッド|Improved memory module architecture|

US7043569B1|2001-09-07|2006-05-09|Chou Norman C|Method and system for configuring an interconnect device|

US20030051193A1|2001-09-10|2003-03-13|Dell Products L.P.|Computer system with improved error detection|

WO2004071973A1|2003-02-13|2004-08-26|Zenon Environmental Inc.|Supported biofilm apparatus and process|

US7386768B2|2003-06-05|2008-06-10|Intel Corporation|Memory channel with bit lane fail-over|

US20050138267A1|2003-12-23|2005-06-23|Bains Kuljit S.|Integral memory buffer and serial presence detect capability for fully-buffered memory modules|

US7254036B2|2004-04-09|2007-08-07|Netlist, Inc.|High density memory module using stacked printed circuit boards|

DE102004024942B3|2004-05-21|2005-11-24|Infineon Technologies Ag|A memory circuit and method for reading out a specific operating information contained in the memory circuit|

US20060036826A1|2004-07-30|2006-02-16|International Business Machines Corporation|System, method and storage medium for providing a bus speed multiplier|

US7389375B2|2004-07-30|2008-06-17|International Business Machines Corporation|System, method and storage medium for a multi-mode memory buffer device|

US7539800B2|2004-07-30|2009-05-26|International Business Machines Corporation|System, method and storage medium for providing segment level sparing|

US7296129B2|2004-07-30|2007-11-13|International Business Machines Corporation|System, method and storage medium for providing a serialized memory interface with a bus repeater|

US7188208B2|2004-09-07|2007-03-06|Intel Corporation|Side-by-side inverted memory address and command buses|

US20060064563A1|2004-09-23|2006-03-23|Hobson Louis B|Caching presence detection data|

US7441060B2|2004-10-29|2008-10-21|International Business Machines Corporation|System, method and storage medium for providing a service interface to a memory system|

US7305574B2|2004-10-29|2007-12-04|International Business Machines Corporation|System, method and storage medium for bus calibration in a memory subsystem|

US7395476B2|2004-10-29|2008-07-01|International Business Machines Corporation|System, method and storage medium for providing a high speed test interface to a memory subsystem|

US7277988B2|2004-10-29|2007-10-02|International Business Machines Corporation|System, method and storage medium for providing data caching and data compression in a memory subsystem|

US7356737B2|2004-10-29|2008-04-08|International Business Machines Corporation|System, method and storage medium for testing a memory module|

US7299313B2|2004-10-29|2007-11-20|International Business Machines Corporation|System, method and storage medium for a memory subsystem command interface|

US7512762B2|2004-10-29|2009-03-31|International Business Machines Corporation|System, method and storage medium for a memory subsystem with positional read data latency|

US7442050B1|2005-08-29|2008-10-28|Netlist, Inc.|Circuit card with flexible connection for memory module with heat spreader|

US8028207B1|2005-09-28|2011-09-27|Google Inc.|Early memory test|

US7516291B2|2005-11-21|2009-04-07|Red Hat, Inc.|Cooperative mechanism for efficient application memory allocation|

US7478285B2|2005-12-30|2009-01-13|Silicon Graphics, Inc.|Generation and use of system level defect tables for main memory|

US7619893B1|2006-02-17|2009-11-17|Netlist, Inc.|Heat spreader for electronic modules|

US7636813B2|2006-05-22|2009-12-22|International Business Machines Corporation|Systems and methods for providing remote pre-fetch buffers|

US7594055B2|2006-05-24|2009-09-22|International Business Machines Corporation|Systems and methods for providing distributed technology independent memory controllers|

US7584336B2|2006-06-08|2009-09-01|International Business Machines Corporation|Systems and methods for providing data modification operations in memory subsystems|

US7581073B2|2006-08-09|2009-08-25|International Business Machines Corporation|Systems and methods for providing distributed autonomous power management in a memory system|

US7490217B2|2006-08-15|2009-02-10|International Business Machines Corporation|Design structure for selecting memory busses according to physical memory organization information stored in virtual address translation tables|

US7539842B2|2006-08-15|2009-05-26|International Business Machines Corporation|Computer memory system for selecting memory buses according to physical memory organization information stored in virtual address translation tables|

US8098784B2|2006-09-05|2012-01-17|International Business Machines Corporation|Systems, methods and computer program products for high speed data transfer using a plurality of external clock signals|

US7613265B2|2006-09-05|2009-11-03|International Business Machines Corporation|Systems, methods and computer program products for high speed data transfer using an external clock signal|

US7493456B2|2006-10-13|2009-02-17|International Business Machines Corporation|Memory queue with supplemental locations for consecutive addresses|

US7477522B2|2006-10-23|2009-01-13|International Business Machines Corporation|High density high reliability memory module with a fault tolerant address and command bus|

US7474529B2|2006-11-29|2009-01-06|International Business Machines Corporation|Folded-sheet-metal heatsinks for closely packaged heat-producing devices|

KR100894251B1|2006-12-28|2009-04-21|삼성전자주식회사|Memory module system with multiple SPD ROM and boothing method of the memory module system|

US7949931B2|2007-01-02|2011-05-24|International Business Machines Corporation|Systems and methods for error detection in a memory system|

US7644216B2|2007-04-16|2010-01-05|International Business Machines Corporation|System and method for providing an adapter for re-use of legacy DIMMS in a fully buffered memory environment|

US7979616B2|2007-06-22|2011-07-12|International Business Machines Corporation|System and method for providing a configurable command sequence for a memory interface device|

US7624244B2|2007-06-22|2009-11-24|International Business Machines Corporation|System for providing a slow command decode over an untrained high-speed interface|

US8041989B2|2007-06-28|2011-10-18|International Business Machines Corporation|System and method for providing a high fault tolerant memory system|

US8055976B2|2007-08-13|2011-11-08|International Business Machines Corporation|System and method for providing error correction and detection in a memory system|

US7694195B2|2007-08-14|2010-04-06|Dell Products L.P.|System and method for using a memory mapping function to map memory defects|

US7683725B2|2007-08-14|2010-03-23|International Business Machines Corporation|System for generating a multiple phase clock|

US9373362B2|2007-08-14|2016-06-21|Dell Products L.P.|System and method for implementing a memory defect map|

US7949913B2|2007-08-14|2011-05-24|Dell Products L.P.|Method for creating a memory defect map and optimizing performance using the memory defect map|

US7945815B2|2007-08-14|2011-05-17|Dell Products L.P.|System and method for managing memory errors in an information handling system|

US7471219B1|2007-08-29|2008-12-30|International Business Machines Corporation|Low latency constrained coding for parallel busses|

US8024642B2|2007-08-29|2011-09-20|International Business Machines Corporation|System and method for providing constrained transmission and storage in a random access memory|

US7984329B2|2007-09-04|2011-07-19|International Business Machines Corporation|System and method for providing DRAM device-level repair via address remappings external to the device|

US20090119114A1|2007-11-02|2009-05-07|David Alaniz|Systems and Methods for Enabling Customer Service|

US7593288B2|2007-12-19|2009-09-22|International Business Machines Corporation|System for providing read clock sharing between memory devices|

US8015426B2|2008-03-27|2011-09-06|International Business Machines Corporation|System and method for providing voltage power gating|

US8023358B2|2008-04-02|2011-09-20|International Business Machines Corporation|System and method for providing a non-power-of-two burst length in a memory system|

US8255783B2|2008-04-23|2012-08-28|International Business Machines Corporation|Apparatus, system and method for providing error protection for data-masking bits|

US8018723B1|2008-04-30|2011-09-13|Netlist, Inc.|Heat dissipation for electronic modules|

US7715197B2|2008-06-05|2010-05-11|International Business Machines Corporation|Coined-sheet-metal heatsinks for closely packaged heat-producing devices such as dual in-line memory modules |

US20090307417A1|2008-06-06|2009-12-10|Qimonda Ag|Integrated buffer device|

US20100005335A1|2008-07-01|2010-01-07|International Business Machines Corporation|Microprocessor interface with dynamic segment sparing and repair|

US20100005218A1|2008-07-01|2010-01-07|International Business Machines Corporation|Enhanced cascade interconnected memory system|

US20100005206A1|2008-07-01|2010-01-07|International Business Machines Corporation|Automatic read data flow control in a cascade interconnect memory system|

US7717752B2|2008-07-01|2010-05-18|International Business Machines Corporation|276-pin buffered memory module with enhanced memory system interconnect and features|

US8234540B2|2008-07-01|2012-07-31|International Business Machines Corporation|Error correcting code protected quasi-static bit communication on a high-speed bus|

US7710144B2|2008-07-01|2010-05-04|International Business Machines Corporation|Controlling for variable impedance and voltage in a memory system|

US8201069B2|2008-07-01|2012-06-12|International Business Machines Corporation|Cyclical redundancy code for use in a high-speed serial link|

US7895374B2|2008-07-01|2011-02-22|International Business Machines Corporation|Dynamic segment sparing and repair in a memory system|

US8082475B2|2008-07-01|2011-12-20|International Business Machines Corporation|Enhanced microprocessor interconnect with bit shadowing|

US20100005220A1|2008-07-01|2010-01-07|International Business Machines Corporation|276-pin buffered memory module with enhanced memory system interconnect and features|

US20100005212A1|2008-07-01|2010-01-07|International Business Machines Corporation|Providing a variable frame format protocol in a cascade interconnected memory system|

US8082474B2|2008-07-01|2011-12-20|International Business Machines Corporation|Bit shadowing in a memory system|

US20100005214A1|2008-07-01|2010-01-07|International Business Machines Corporation|Enhancing bus efficiency in a memory system|

US8139430B2|2008-07-01|2012-03-20|International Business Machines Corporation|Power-on initialization and test for a cascade interconnect memory system|

US20100005219A1|2008-07-01|2010-01-07|International Business Machines Corporation|276-pin buffered memory module with enhanced memory system interconnect and features|

US8245105B2|2008-07-01|2012-08-14|International Business Machines Corporation|Cascade interconnect memory system with enhanced reliability|

US8089813B2|2008-07-18|2012-01-03|International Business Machines Corporation|Controllable voltage reference driver for a memory system|

US7932705B2|2008-07-24|2011-04-26|International Business Machines Corporation|Variable input voltage regulator|

US8054676B2|2008-08-18|2011-11-08|Advanced Micro Devices, Inc.|Memory system such as a dual-inline memory moduleand computer system using the memory system|

US8452917B2|2008-09-15|2013-05-28|Diablo Technologies Inc.|Load reduction dual in-line memory moduleand method for programming the same|

US7979759B2|2009-01-08|2011-07-12|International Business Machines Corporation|Test and bring-up of an enhanced cascade interconnect memory system|

US20100180154A1|2009-01-13|2010-07-15|International Business Machines Corporation|Built In Self-Test of Memory Stressor|

US8639879B2|2010-03-25|2014-01-28|International Business Machines Corporation|Sorting movable memory hierarchies in a computer system|

CN102255208A|2010-05-21|2011-11-23|鸿富锦精密工业（深圳）有限公司|Riser card|

US8898511B2|2010-06-24|2014-11-25|International Business Machines Corporation|Homogeneous recovery in a redundant memory system|

US8631271B2|2010-06-24|2014-01-14|International Business Machines Corporation|Heterogeneous recovery in a redundant memory system|

US8549378B2|2010-06-24|2013-10-01|International Business Machines Corporation|RAIM system using decoding of virtual ECC|

US8484529B2|2010-06-24|2013-07-09|International Business Machines Corporation|Error correction and detection in a redundant memory system|

US8522122B2|2011-01-29|2013-08-27|International Business Machines Corporation|Correcting memory device and memory channel failures in the presence of known memory device failures|

KR20120121231A|2011-04-26|2012-11-05|삼성전자주식회사|Memory device and memory system|

US8996822B2|2011-07-29|2015-03-31|Micron Technology, Inc.|Multi-device memory serial architecture|

US8724408B2|2011-11-29|2014-05-13|Kingtiger TechnologyInc.|Systems and methods for testing and assembling memory modules|

US9357649B2|2012-05-08|2016-05-31|Inernational Business Machines Corporation|276-pin buffered memory card with enhanced memory system interconnect|

US8990479B2|2012-07-30|2015-03-24|Lenovo Enterprise SolutionsPte. Ltd.|Using persistent memory regions within memory devices to collect serial presence detect and performance data|

US9117552B2|2012-08-28|2015-08-25|Kingtiger Technology, Inc.|Systems and methods for testing memory|

US9519315B2|2013-03-12|2016-12-13|International Business Machines Corporation|276-pin buffered memory card with enhanced memory system interconnect|

FR3006094A1|2013-05-21|2014-11-28|St Microelectronics Rousset|WRITING A MEMORY EEPROM ON I2C BUS|

US9483411B2|2014-03-05|2016-11-01|Kabushiki Kaisha Toshiba|Memory system which transfers management information between first and second memories in a burst mode before a read process is performed on a third memory|

US9781225B1|2014-12-09|2017-10-03|Parallel Machines Ltd.|Systems and methods for cache streams|

US20180357067A1|2017-06-09|2018-12-13|Qualcomm Incorporated|In-band hardware reset for virtual general purpose input/output interface|

法律状态:
2005-09-14| FPAY| Fee payment|Year of fee payment: 4 |

2009-09-29| FPAY| Fee payment|Year of fee payment: 8 |

2013-12-06| REMI| Maintenance fee reminder mailed|

2014-04-30| LAPS| Lapse for failure to pay maintenance fees|

2014-05-26| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |

2014-06-17| FP| Lapsed due to failure to pay maintenance fee|Effective date: 20140430 |

优先权:

申请号 | 申请日 | 专利标题

US09/067,420|US6173382B1|1998-04-28|1998-04-28|Dynamic configuration of memory module using modified presence detect data|

US09/750,521|US6381685B2|1998-04-28|2000-12-28|Dynamic configuration of memory module using presence detect data|US09/750,521| US6381685B2|1998-04-28|2000-12-28|Dynamic configuration of memory module using presence detect data|

[返回顶部]